Written in verilog HDL. Use an FPGA board and some hardware to realize this design.