A simple decoder 2 => 4, designed in SystemVerilog and his testbench.