Repo for uCat VHDL project.