A series of lab exercises designed by Altera for use with the DE2 FPGA, using Verilog.