Started work on Verilog simulation