A basic testbench made for educational purposes in SystemVerilog using the Universal Verification Methodology