My VHDL experiments