Designed with Verilog