ASIdiSPIM: made slice timing calculations reflect synchronous/overlap mode

git-svn-id: https://valelab.ucsf.edu/svn/micromanager2/trunk@14319 d0ab736e-dc22-4aeb-8dc9-08def0aa14fd