Projects using the Verilog HDL