Implementation of 4-stage pipelined processor with interrupt handler. VHDL