ADMS is a code generator for the Verilog-A(MS) language