Fix bugs with L2 cache transactions

After further research, documentation indicates Cyclone IV block ram doesn't
actually support NEW_DATA mode.  Added bypasses to emulate this in sram_1r1w
and sram_2r1w. Made this behavior parameterized to avoid slowing the critical
path from the register file to dcache tag ram.