Fused Multiply Add Unit - Classic Architecture. Verilog HDL.