small changes as fifo input was not connected to data bus
added a data latch to make sure data is stable over the full read state
Merge branch 'master' of https://github.com/fpga-logi/logi-hard