small modification to hysteresis to continue output clock even when hsync is high