Finalize README.md

- Make sure that the links to the source code documentations of the VHDL and the SystemVerilog implementations as well as the link to the documentation of the UVM verification environment are correct.
- Exclude the HTML directories of the source code documentations from the master branch by adding it to the .gitignore file.