rewritten the arbiter with casex and concat operation
Merge branch 'master' of github.com:TM90/VerilogExercise