added "bit -> clock" verilog module