Generates Makefiles to synthesize, place, and route verilog using Vivado