Removed latch and changed rd_fifo logic

In this Verilog file we changed the logic for rd_fifo and took care of
the latch problem.