Added basic makefile for simulator (iVerilog)