Finished SVM, needs testing
Made PWM not divide period and cmp value by 2. Manual CMP values means that pulses are the expected way around (same as data sheet). Still needs testing
Current state should be safe to test on inverter. (note there seems to be something wrong about sysCtlDelay)
QEI tested and should work
Lock in drive working beautifully
Merge branch 'SVM'