A 5-level pipelined CPU described with Verilog, supports 50 MIPS instructions and interruption