VGA IP Core using FSL for Xilinx FPGAs