My VHDL school work