Indent & syntax script for Verilog and SystemVerilog