Added the Verilog

Accidently deleted the Verilog files folder. Syncing it back to GitHub.