sim: set timing of interrupt in default zpu sim
sim: save pic simulation waveform layout
pic: refactor register memory timing, split dat and control
pic: add pic testcases to testbench