The final project for CpE142. simulating a piplined data path in verilog