Initial, untested Verilog implementation/test