Create verilog.js

Based on VHDL parser