Correctly auto-indent properties after pre-processor directives, bug782

* verilog-mode.el (verilog-beg-of-statement): Teach verilog-mode to
  honor the myriad of pre-processor formats, so that indentation is not
  corrupted inside property/endproperty blocks.

Conflicts:
	verilog-mode.el