Decided how to deal with VREF pins on FPGA.