'Translating' test fixture from Verilog to Python for testing the actual hardware
debugging hardware