Added a 10 to 1 multiplexer module
Made the bus wires a reg
Remove overiding of default 16 bit reg size when required reg is 16 bits
Added an Adder/Subtractor module
Instantiated add/sub module in top level
Instantiated mux at top level and added some required registers
Added control signals for timestep 1