Designed a Cache Simulator which accepts data cache size, associativity, block size, write policy and victim cache size to provide miss rates. It was implemented with LRU replacement policy.