Reverting to test_trigger <= ~clk. Better results.

Strange! But this is giving better results. FPGAs, random things happen!