805342 - do not sort compile order for verilog and vhdl (default behavior)
Merge branch 'master' of http://github.com/rajklair/XilinxTclStore into rajklair-master
Automated update of XilinxTclStore by processTclStoreSubmit.pl on 20140626171055. Submit user: rajklair, branch: master.