A TLC parser to generate Design Compiler compliant verilog netlist starting from ABC-generated verilog netlists