Learning Verilog using ModelSIm