Add UART and timer hardware to v2 FPGA implementation