My solutions for the Altera DE1's labs in VHDL