32-bit Pipelined MIPS processor implementation