pre-processes verilog to be interpretable by ODIN II