UART module implemented on an FPGA using VHDL