SDRAM controller with multiple wishbone slave ports