In atlys_ddr_test, the vhdl wrapper for the verilog ddr stuff works. It currently writes 5 to the ddr ram 6 times, reads it back, and outputs the number on the LEDS. Next is to be able to individually read each of the 6 writes of 1 through 6 and display them on the LEDS. Then do it with fpgalink stuff.