- running link sender and receiver @ 150MHz to improve link bamdwidth.
- added fifo synchronizers between fast/normal clock modules.
- link sender now serializes a packet in the same number
  of clock cycles as the link receiver deserializes one.
- link receiver now generates SL_ACK_OUT asynchronously to improve
  link bandwidth.