Code samples etc from alt.lang.verilog