Reusable Verilog files.