Change the default DRAM data width.
Fix FIFOs when used with memories with variable latency.