Timing Generator

Made new modules and verilog files for the timing generator. Also added
the testbench.