Implemented simple RAM chip

I'm still trying to understand the read/write cycles so I'm not sure if
it's implemented in any sort of practical way, see test_ram.v