adding VHDL source files into seperate dir.
Initial translation of VHDL source to verilog. Still in process.