A simple and probably really bad home made CPU design in VHDL