VHDL code generation: combinational logic

Fixes #120